

SUBSTITUTE SPECIFICATION (MARKED-UP VERSION)

TITLE OF THE INVENTION

FFT OPERATING APPARATUS OF PROGRAMMABLE PROCESSORS AND OPERATION METHOD THEREOF

CROSS-REFERENCE TO RELATED APPLICATIONS

[0001] This application claims the benefit of Korean Patent Application No. 2002-78393 filed December 10, 2003, in the Korean Intellectual Property Office, the disclosure of which is incorporated herein by reference.

BACKGROUND

1. Field of the invention

[0002] The present invention relates to a fast Fourier transform (FFT) operating apparatus and an operation method thereof. More particularly, in a programmable processor which can be used in with a variety of standards and enable enabling processing of high speed telecommunication algorithms in a real-time basis and also guarantee guaranteeing flexibility in system design, the present invention relates to a an FFT operating apparatus and a method thereof for carrying out FFT operation which is the kernel function of DMT (Discrete MultiTone) and OFDM (Orthogonal Frequency Division Multiplexing) modems.

2. Description of the Related Art

[0003] Generally, fast Fourier transform (FFT) is <u>are</u> used in a variety of fields of communication systems such as the <u>with an</u> asymmetric digital subscriber line (ADSL), the wireless asynchronous transfer mode (ATM), the <u>a</u> short distance wireless communication network, and the applications such as a matched filter, a spectrum analysis, and a radar. The FFT is especially required for the establishment of the OFDM, i.e., the next-generation high speed telecommunication algorithm. The FFT is the algorithm that transforms <u>a</u> signal in <u>a</u> time domain into <u>a signal in a</u> frequency domain. Because <u>Since</u> the FFT can reduce <u>significantly reduces</u> the <u>number of</u> operations required for the <u>a</u> Discrete Fourier Transform (DFT) significantly by using the periodicity of trigonometric function <u>functions</u>, operations can be <u>are</u> carried out with <u>increased</u> efficiency. The DFT can be <u>is</u> expressed by the following formula 1:

[Formula 1]

$$X(k) = \sum_{n=0}^{N-1} x(n) w_N^{kn}$$

$$k = 0, 1, ..., N-1$$

$$w_N^{kn} = e^{-j2\pi nk/N}$$

[0004] By re-arranging x(n) of the <u>in</u> formula 1 into odd-numbered and even-numbered samples, respectively, N-point DFT being <u>is</u> divided into two N/2 DTFs N/2-point DFTs can-be and expressed as the following formula 2:

[Formula 2]

$$X(k) = \sum_{n=0}^{N-1} x(n) w_N^{nk}$$

$$= \sum_{n=0, even}^{N-1} x(n) w_N^{nk} + \sum_{n=0, odd}^{N-1} x(n) w_N^{nk}$$

$$= \sum_{l=0}^{N/2-1} x(2l) w_N^{2lk} + \sum_{l=0}^{N/2-1} x(2l+1) w_N^{(2l+1)k}$$

$$= \sum_{n=0}^{N/2-1} x(2n) w_{N/2}^{nk} + \sum_{n=0}^{N/2-1} x(2n+1) w_{N/2}^{(2n+1)k}$$

[0005] As the formula 2 is repeated, the N-point DFT is divided into several 2-point DFTs, and this process is referred to as the radix-2 DIT (Decimation-in-Time) FFT.

[0006] Among the methods <u>used</u> to split the DFT of formula 1, radix-2 and radix-4 DIT FFTs are the methods most frequently used for the implementation.

[0007] The radix-2 DIT FFT is split into odd-numbered and even-numbered samples as in the formula 2, while the radix-4 DIT FFT is split into four sets. Between-In a comparison of these two FFTs, the radix-2 DIT FFT has a simpler butterfly structure, and thus requires less number of fewer multipliers and space less area. However, the number of stages increases in the radix-2 DIT FFT, and thus it sensumes much uses many more operation cycles compared to than the radix-4 DIT FFT. The radix-4 DIT FFT can enable also permits high speed processing, too, but it has a complicated butterfly structure and increases the number of multipliers. Also, operations calculations for butterfly input data and addresses are complicated, which are quite hard and

<u>difficult</u> to implement. Additionally, as the FFT having 4ⁿ length is performed, the radix-4 DIT FFT has to be used in combination with the radix-2 DIT FFT for the FFT having a 2ⁿ length.

[0008] Further, the FFT is divided into DIT (Decimation-In-Time) FFT and DIF (Decimation-In-Frequency) FFT according to whether the <u>dividing division operation</u> is based on <u>a</u> time domain or <u>a</u> frequency domain. The formula Formula 2, which is divided with respect to <u>the</u> time domain, is categorized into the <u>as a</u> DIT FFT. If the <u>dividing division operation</u> is performed with respect to X(k) in the frequency domain, it can be categorized into the <u>FFT is a</u> DIF FFT.

[0009] In the <u>a</u> digital signal processor, it is the DIT FFT <u>is</u> usually used for <u>as the</u> FFT. While the DFT DIF FFT adopts the configuration of performing performs addition/subtraction and then multiplication, the DIT FFT, as shown in FIG. 1, adopts the configuration of performing multiplication performs multiplication and then addition/subtraction. Accordingly, for the <u>a</u> digital signal processor based on a multiplier-accumulator, the DIT FFT is more suitable for operations.

[0010] For example, the <u>a</u> DSP 56600 core is a fixed-point digital signal processor which that consists of one 16x16 multiplier-accumulator (MAC) and one 40-bit ALU (arithmetic and logic unit), and carries out <u>a</u> radix-2 complex FFT butterfly operation using two parallel shift <u>move</u> instructions. Since the DSP 56600 core has the configuration of a single multiplier-accumulator, it the DSP 56600 core has <u>a</u> wide <u>small</u> area, hewever, with <u>but</u> less eperation operating efficiency compared with the configuration of than a dual multiplier-accumulator. <u>The DSP 56600 core requires</u> It takes 8N+9 cycles in order for the DSP 56600 core to perform N radix-2 complex FFT butterfly operations.

[0011] FIG. 2 shows another example of an operator using the DIT FFT, especially showing i.e., a CarmelTM DSP core by Infineon Technologies AG. The CarmelTM DSP core is a 16 bit fixed-point decimation core, which includes two multiplexers 11, 11' to select values for a data memory, two latch registers 12, 12' to store selected outputs from the multiplexers 11, 11', and data bus switches 13, 13' to switch data such as result of from data eperation operations at and data from the a data memory so as to input to a corresponding operator in accordance with a desired operation, two. The CarmelTM DSP core also includes registers 14, 14' storing data for input to the a next-stage multiplier-accumulator, a first arithmetic unit 15 having a 16x16 MAC, a 40-bit ALU, and an exponenter and a shifter for a block fixed floating point operation, a second arithmetic unit 16 having a 16x16 MAC and a 40-bit ALU, and an accumulator bank 17 to accumulate and store results eperated obtained in the first and second arithmetic unit 15, 16

and switched by the data bus switches 13, 13'. The CarmelTM DSP core, which adopts a CLIW (Configurable Long Instruction Word) architecture, can carry carries out up to 6 operations including 2 parallel data shifts move in a single cycle. Also, as since the CarmelTM DSP core supports an automatic scaling mode, an overflow generated in the FFT operations can be is handled without having to use an additional cycle. However, the CarmelTM DSP core has a complex hardware configuration since the CarmelTM DSP core is designed in the with CLIW architecture to allow the parallel processing of the operations. The CarmelTM DSP core requires 2N+2 cycles to perform To carry out N radix-2 complex FFT butterfly operations by using the CarmelTM DSP core, 2N+2 cycles are required.

[0012] FIG. 3 shows yet another example of an operator using the DIT FFT, especially showing i.e., a StarcoreTM SC140 operator. The SC140, applying a VLIW (Very Long Instruction Word) architecture, includes two data memory buses 21, 21' to send/receive data to and from the data memory, 8. The SC140 also includes eight shifter/limiters 22 to shift or limit the operated data stored in the data register and load the data to the data memory buses 21, 21', the data register to store an input and an output of operation units, and four 40-bit ALUs 24, 25, 26, 27. As Since each of the ALUs 24, 25, 26, 27 has a MAC, it is possible to carry out up to four MAC operations or ALU operations in a single cycle. As a result, using the four MACs, the FFT operations are carried out in a loss operation cycle with fewer operation cycles than the digital signal processor having that has a single or dual MAC.

[0013] However, the StarcoreTM SC140 has a large size and consumes lets <u>a lot</u> of power due to the integration of lets <u>many</u> of the operation components. Further, it is difficult to efficiently allot the operation components due to the data dependency, and <u>it is difficult</u> to read or write the required data in <u>from/into</u> the memory during a single cycle due to the <u>a</u> lack of the <u>a</u> data bus. As a result, <u>the bettleneck may occur so that the performance of the dual four MAC structure</u> dees can not reach to twice as much as that of the dual MAC structure.

[0014] In performing case of carrying out the N complex FFT butterfly operation operations using the SC140, 1.5N cycles are required. The above digital signal processors focus on increasing the number of the operators to accelerate the FFT butterfly operation or adjusting the data path to fit for the butterfly operation flow. However, there is a limitation to reduce the reduction of the number of operation eyele cycles of the butterfly is limited with respect to the limited number of the operators.

[0015] Assuming that two cycles are required for the butterfly operation, $(N/2)\log_2 N$ butterflies are needed for the N-point FFT. Thus, if other influences are not considered, $(2N/2)\log_2 N$ cycles are needed for the N-point FFT. In fact, during the FFT operation, operation cycles may be additionally generated for data shift movement or data address calculation calculations.

[0016] Table 1 shows the <u>a</u> comparison in the number of the butterfly operation <u>cycles</u> and the N-point FFT operation <u>cycles</u> of the Carmel DSP core and the TMS320C62x. As shown in Table 1, except for the butterfly operation cycle, additional cycles are required. In case of <u>For</u> the Carmel DSP core, $(2N/2)\log_2 N$ cycles are needed for the butterfly operation, and in case of <u>for</u> the TMS320C62x, $(4N/2)\log_2 N$ cycles are needed.

[Table 1]

	Number of butterfly	Number of N-point FFT operation cycles	
	operation cycle cycles		
Carmel DSP	2	$(2N/2)\log_2 N + 5N/4 + 10\log_2 N + 4$	
TMS320C62x	4	$(4N/2)\log_2 N + 7\log_2 N + N/4 + 9$	

[0017] FIG. 4 shows an operation of a general 8-point radix-2 DIT FFT. In case of the N point FFT operation, there are $\log_2 N$ stages and N-1 groups. Accordingly, there are 3 three stages and 7 seven groups shown in FIG. 4, and as the number of the stages increases, the number of the butterflies in the group increases or decreases.

[0018] The FFT operation is carried out in one stage and then repeated in the next stage. In Within a stage, the operation is carried out by the group. As for In using C or assembly codes language to implement the FFT, as shown in FIG. 5, 3 three looping instructions are used for the operations of the stages, the groups, and the butterflies in each group, which may vary according to the architectures of a programmable processor and the program. Generally, 3 three or [[4]] four cycles are required to carry out the looping instruction in the digital signal processor. Assuming that L cycles are required for a single butterfly operation and M cycles are required to carry out the looping instruction, the number of the cycles to carry out the N point FFT operation can be is obtained through the following formula 3.

[Formula 3]

$$[[(L \times N/2)\log_2 N + M \times (N-1) + M\log_2 N + \alpha]]$$
$$\underline{(L \times N/2)\log_2 N + M \times (N-1) + M\log_2 N = \alpha}$$

[0019] In formula 3, the value of the expression $(L \times N/2)\log_2 N$, which is determined by L, may be changed according to the number of the MACs and the ALUs of \underline{in} the digital signal processor, and the value of the expression $M \times (N-1) + M\log_2 N$, which is determined by M, may be changed according to the configuration of a program controller of \underline{in} the digital signal processor.

[0020] In the butterfly operation in for a group of a stage, the address of input data increases is increased by 4 one. Meanwhile, when When the group is altered, the address of input data of a butterfly varies according to the size of the group. For this In formula 3, α is used to denote the number of the required cycles and the cycles required to for the data shift, move. If the parallel processing is feasible as in the VLIW processor, the number of the additional operation cycles, except for the butterfly, may be is reduced to some degree by parallel-processing diverse instructions through the assembly deceding coding. However, the effect-reductions due to effect the control of the coding coding. the parallel processing is are not sufficient. Referring to FIG. 4, the address modification according to the alteration of the group is described by way of. For example, [[.]] "a" in the first butterfly (① in FIG. 4, group 1) of the stage 2 is a memory address 0 and "b" is a memory address 2. In FIG. 4, "a" in the second butterfly of the stage 2 (2) in FIG. 4, group 1) is a memory address 1, and "b" is a memory address 3. In FIG. 4, "a" in the third butterfly of the stage 2 (③ group 2 in FIG. 4, group 2) is a memory address 4, and "b" is a memory address 6. The address of the input data "a" in the group 1 increases from 0 by a value of 1. Meanwhile, as As the operation is altered progresses from the group 1 to the group 2, the address of "a" changes from 1 to 4. That is, as the group is altered changed, the address increment of the input data also changes.

[0021] As aforementioned, to reduce the number of the operation cycles of the N point FFT in the programmable processor such as the digital signal processor, it is required to minimize the additional operation cycles except for the butterfly operation cycles. However, since the conventional digital processors do not support the a hardware structure to reduce the additional

operation cycles except for the cycles required for the butterfly operations, it is difficult to reduce the number of the operation cycles.

SUMMARY OF THE INVENTION

[0022] An aspect of the present invention is to provide a fast Fourier transform (FFT) operating apparatus and an operation method thereof to reduce operations cycles <u>that are</u> additionally generated in a programmable processor except for a butterfly operation.

[0023] To achieve the above aspect of the present invention, a radix-2 complex FFT operation method to carry out a FFT operation in the programmable processor includes generating a start signal and applying a FFT operation signal if the FFT starts, generating an offset address of a butterfly input/output data to read a data and write an operated result in a data memory, and storing the generated offset address of the butterfly input/output data in an offset register of a programmable processor, switching. The method further includes switching a data to provide the butterfly input data from the data memory and write the output data in the data memory, carrying out a butterfly operation using two multiplier-accumulators, i.e., an arithmetic and logic unit, and an exponenter, and generating a stop signal and resetting the FFT operation signal when the operation is ended. At this time, For example, using operation instructions SBUTTERFLY (subtract butterfly) and ABUTTERFLY (add butterfly), the FFT operation apparatus carries out the FFT operation.

[0024] According to <u>an aspect of</u> the present invention, even in the conventional <u>a</u> programmable processor in which performance is not enhanced through the acceleration of the butterfly operation, performance can be <u>is</u> enhanced by minimizing operation cycles generated during a looping instruction, data <u>shift move</u>, and address calculation of butterfly input data except for the butterfly operations.

[0025] Additional aspects and/or advantages of the invention will be set forth in part in the description which follows and, in part, will be obvious from the description, or may be learned by practice of the invention.

BRIEF DESCRIPTION OF THE DRAWINGS

[0026] The above aspects and other features of the present invention will become more apparent by describing in detail a preferred embodiment thereof with reference to the attached drawings, in which:

FIG. 1 is a view showing a structure of a DIT FFT butterfly;

FIG. 2 is a view showing a configuration of the conventional Carmel DSP core operator by Infineon Technologies AG;

- FIG. 3 is a view showing a configuration of the conventional SC140 operator by Starcore[™]:
 - FIG. 4 is a flow graph showing an operation of a conventional 8-point radix-2 DIT FFT;
- FIG. 5 is a view showing a programming architecture of a <u>an</u> FFT using a looping instruction;
- FIG. 6 is a view showing a configuration of a programmable processor for FFT according to an aspect of the present invention;
- FIG. 7 is a flow graph showing an operation of a butterfly according to an aspect of the present invention;
 - FIG. 8 is a flow chart showing the generation of an offset address of DIT butterfly data;
- FIG. 9 is a view showing a configuration of an operator carrying out the operation of FIG. 8;
- FIG. 10 is a view showing a configuration of a data processor carrying out the DIT butterfly operation according to <u>an aspect of</u> the present invention;
- FIG. 11A is a view showing a configuration of a dual multiplier-accumulator having separate 2 multiplier-accumulators;
- FIG. 11B is a view showing a configuration of a dual multiplier-accumulator using a 3-input adder;
- FIG. 11C is a view showing a dual multiplier-accumulator carrying out functions of FIGS. 11A and 11B using a multiplexer; and
- FIG. 12 is a view showing a configuration of a data bus switch of the data processor. <u>processing unit.</u>

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT

[0027] Reference will now be made in detail to the embodiments of the present invention, examples of which are illustrated in the accompanying drawings, wherein like reference numerals refer to the like elements throughout. The embodiments are described below to explain the present invention by referring to the figures.

[0028] Hereinafter, the present invention will be described in detail with reference to the accompanying drawings.

[0029] FIG. 6 shows a fast Fourier transform (FFT) operating apparatus to fast operate speedily perform an a N point radix-2 DIT FFT operation without generating additional cycles except for butterfly operations. Referring to FIG. 6, the FFT operating apparatus includes a program controller 110, a program memory 120, a an FFT address generator 130, an address generator 140, a data processor 150, a data memory 160, and a flag register 170.

[0030] The program controller 110 generates a <u>an</u> FFT start signal and controls a programmable processor. The program memory 120 stores an application of the programmable processor. The FFT address generator 130 generates an offset address of a <u>an</u> FFT butterfly input data and an operation stop signal. The address generator 140 uses the offset address generated in the FFT address generator 130 to calculate an address of the data memory 160. The data memory 160 stores data, and the data processor 150 uses the data stored in the data memory 160 to carry out an arithmetic and logic operation. The flag register 170 generates a <u>an</u> FFT operation signal.

[0031] The data processor 150 includes a data bus switch circuit to receive the butterfly input data from the data memory 160 and to write an output data in the data memory 160, and a butterfly operation circuit having two multiplier-accumulators to multiply and accumulate the data and one arithmetic and logic unit, an. The data processor 150 also includes an exponential operation circuit to carry out an exponential operation of the data during the butterfly operation, an input register to store data memory values, and an accumulator to store operation results and reuse the stored data for the operation.

[0032] FIG. 7 is a flow graph of the butterfly operation according to <u>an aspect of</u> the present invention, which shows the <u>a</u> butterfly of FIG. 1 as a complex operation. The complex operation is represented as the following formula 4[[.]] <u>where</u> "a" and "b" denote the butterfly input data, "c" and "d" denote the butterfly output data, and "w" denotes a twiddle factor. Subscripts "r" and "i" respectively denote a real part and an imaginary part of each data.

[Formula 4]

$$c_r = a_r + w_r b_r - w_i b_i$$

$$c_i = a_i + w_r b_i + w_i b_r$$

$$d_r = a_r - w_r b_r + w_i b_i$$

$$d_i = a_i - w_i b_i - w_i b_r$$

[0033] To operate a single complex butterfly, 6 six pieces of input data are required and [[4]] four pieces of output data are generated. As the The operation is carried out with divided into 2 two cycles, it is and implemented using a data memory configuration capable of reading [[3]] three pieces of input data and writing 2 two pieces of output data in a single cycle. In a first cycle, two of the [[4]]] four pieces of input data are multiplied and subtracted. [At this time, the] This operation is carried out according to an operational instruction, for example, SBUTTERFLY. In a second cycle, two of the [[4]] four pieces of input data are multiplied and added. Also, the This operation is carried out according to an operational instruction, for example, ABUTTERFLY.

[0034] The program controller 110 controls a program of a conventional programmable processor. Also, the program controller 110 decodes a <u>an</u> FFT instruction, transmits an N value from the N point FFT to the FFT address generator 130, and generates the FFT operation start signal. The FFT address generator 130 receives the N value and the operation start signal from the program controller 110 to generate the offset address of the data.

[0035] FIG. 8 shows a method to generate the offset address of the data in the FFT address generator 130, which includes starting the FFT if upon the FFT start signal is having a value of 1 [['1';]], and initializing a group count, a loop count, and a group count max value all to a value of 1 [['1', respectively, a]]. A group offset value is set to [['-1']] a value of -1, a loop count max value to [['N/2']] a value of N/2, and an offset address value of the twiddle factor to ['0'] 0 when the FFT starts[[;]]. The method further includes calculating an address of an input data A by adding the group offset and the loop count value, and an address of an input data B by adding the group offset, the loop count, and the loop count max value; if. If the loop count value is not equal to the loop count max value, increasing the loop count value is increased by 1 and the method resumed resuming from the calculating the addresses of the input data A, B; if. If the loop count value is equal to the loop count max value, initializing the loop count value is initialized to [('1']) 1, setting the group offset value with a value obtained by multiplying the loop count max value by 2 and adding the group offset value, and increasing the twiddle factor by 1[; if]. If the group count is not equal to the group count max value, increasing the group count is increased by 1 and the method resumed resuming from calculating the addresses of the input data A, B; if . If the group count value is equal to the group count max value, the method initializes initializing the group count value to [['1']] 1, the group offset value to [['-1']] -1, and the twiddle factor to [['0']] a value of 0, dividing the loop count max value by [[2]] two, and multiplying the group count max value by [[2;]] two. [if] If the group count max value is greater than N/2, the method generates an generating the operation stop signal and ending ends the FFT operation;

and, if . If the group count max value is not greater than N/2, the method resumes resuming from calculating the addresses of the input data A, B.

[0036] In order to To calculate the loops of the [[3]] three stages having a butterfly operation loop, a group operation loop, and a stage operation loop, a comparison is carried out three times. The A loop count max value and the a group count max value respectively represent the number of the butterflies and the number of the groups that are included in each of the groups and the stages. If the loop count value and the group count value respectively reach its their max value, the operation carried-out continues to a next group and or stage. The group offset represents the address modification value when the group is altered.

[0037] FIG. 9 shows the configuration of the FTT address generator 130 to carry out the operations shown in FIG. 8. Referring to FIG. 9, the FTT address generator 130 includes a logical sum logic 131, an adder 132, GR, WR, LCR, and GCR registers 133, a group counter 134, a loop counter 135, a glue logic 136, a first adder 137, a second adder 137', a first comparator 138, a second comparator 138', and a third comparator 138". The logical sum logic 131 generates an initialization signal of a register to store the loop count value and a register to store the group count value according to the start signal and a group count match signal. The adder 132 updates the group offset by a value obtained by multiplying the group offset and the loop count max value by 2 and adding the multiplied value. The GR, WR, LCR, GCR registers 133 store the group offset, the twiddle factor, the loop count max value, and the group count max value. The group counter 134 calculates the group count value, and the loop counter 135 calculates the loop count value. The glue logic 136 consists of comprises a logic which generates a signal to initialize the group counter and the loop counter. The first adder 137 outputs the address of the input data A by adding the group offset and the loop counter value. The second adder 137' outputs the address of the input data B by adding the output from the first adder 137 and the loop count max value. The first comparator 138 compares the loop count value and the loop count max value, the second comparator 138' compares the group counter value and the group count max value, and the third comparator 138" is input with the N value and the group count max value and compares the group count max value and the N/2 value.

[0038] If the FTT operation start signal is applied, the loop counter 135 and the group counter 134 are initialized to [['1']] <u>a value of 1</u>, and GR, WR, LCR, GCR registers 133 are initialized to [['-1', '0', 'N/2', and '1']] values of -1, 0, N/2, and 1, respectively. If values of the loop counter

135 and the LCR register 133 are identical, ['1'] a value of one is applied to the loop count match signal. If values of the group counter 134 and the GCR register 133 are identical, [['1']] a value of 1 is applied to the group count match signal. The group counter 134 carries out the counting only if the loop count match signal is '1' has a value of 1. The loop counter 135 and the group counter 134 are re-initialized when the loop count match signal and the group count match signal become '1' have a value of 1, respectively. The GR register 133 has a load input terminal to update a GR register value and another load input terminal to initialize the value. The WR register 133 increases a WR register value by 1 if the loop count match signal is [['1']] 1, and is initialized to [['0']] to a value of 0, if the group count match signal is [['1']] 1. The WR register 133 outputs a bit-reversed value. The LCR register 133 carries out a 1-bit right shift if the group count match signal becomes '1' equals a value of 1. An initial value of the LCR register 133 is N/2. The GCR register 133 carries out a 1-bit left shift every time the group count match signal is applied. If the GCR register value becomes N, the FFT operation stop signal is generated.

[0039] The offset address generated in the FFT address generator 130 is input to an offset register of the programmable processor and used as an offset for a base address. [[A]] An aspect of the current invention includes a programmable processor which is being currently developed that uses plural arithmetic and logic units to calculate the address. Hence, a three final data addresses can be are calculated by using the offset addresses generated in the FTT address generator 130.

[0040] FIG. 10 shows the <u>a</u> configuration of the data processor 150 to <u>that</u> efficiently <u>carry-out</u> <u>performs</u> the FFT. Referring to FIG. 10, the data processor <u>processing unit</u> 150 includes two multiplier-accumulators and an arithmetic and logic unit to carry out the butterfly operation, a data bus switch circuit to control data according to the operation flow, [[8]] <u>eight</u> input registers, and three accumulators. By using four multiplexers, the multiplier-accumulator according to <u>an aspect of</u> the present invention <u>may function</u> <u>functions</u> as two separate multiplier-accumulators or <u>carry carries</u> out a function of adding and accumulating two multiplied results.

[0041] FIG. 11A shows a configuration of a conventional dual multiplier-accumulator having two separate multiplier-accumulators to output two accumulated results. FIG. 11B shows a configuration capable of accumulating a sum of two multiplied results by using a 3-input adder. FIG. 11C shows a dual multiplier-accumulator capable of carrying out the above conventional functions operations by using the multiplexer according to an aspect of the present invention. If

a selection input of the multiplexer [is '0'] has a value of 0, the dual multiplier-accumulator operates as in similarly to FIG. 11A, and if a selection input [is '1'] has a value of 1, the dual multiplier-accumulator operates as in similarly to FIG. 11B. Five input registers store values for a_r, a_l, b_r, b_l, w_r, and w_l, respectively. Three accumulators are required to store 2 two multiplier-accumulator values and one arithmetic and logic unit value.

[0042] FIG. 12 shows the data bus switch of the data processor 150. The data bus switch ean be is implemented using six 2x1 multiplexers adapted to a data bus switch of a conventional digital signal processor without having to re-design the circuit.

[0043] As aforementioned, the FFT operation method and a circuit to implement the FFT operation method are provided to enhance performance by minimizing the operation cycles which that occur in the looping instruction, the data shift move, and the address calculation of the butterfly input data in addition to the butterfly operation, in the . In the conventional programmable processor of which performance is not enhanced through the acceleration of the butterfly operation. Further, according to an aspect of the present invention, the operating apparatus of the conventional digital signal processor can be is re-used by including the FFT address generator 130 and the switch circuit of the data to thereby enhance the performance and facilitate the design and the modification.

[0044] Table 2 shows the comparison between the conventional programmable processor and according to the number of the FFT operation cycles together with the number of the multiplier-accumulators between the conventional programmable processor and the present invention.

The configuration according to the present invention does not generate additional operation cycles except for the butterfly operation. Compared with a conventional digital signal processor having the same number of the multiplier-accumulators, the 256-point FFT has performance enhanced 16%~57%.

[0045] Therefore, the FFT operating apparatus according to the present-invention applies less hardware to the conventional programmable processor to thereby reduce the number of the FFT operation cycles, provide design flexibility to a FFT-processor which have been implemented with a conventional on-demand semiconductor chip, and allow a real-time processing of an advanced telecommunication system.

Digital signal processor	of butterfly operation cycles	N=256	N=1024	Formula	number Number of MAC
DSP1620		16065	-	-	1
DSP56602	8	9600	49680	-	1
DSP56303	_	9096	-	-	1
TMS320C54x	8	8542	42098	-	1
TMS320C55x	5	4786	-	-	2
TMS320C62x	4	4225	20815	$(4N/2)\log_2 N + 7\log_2 N + N/4 + 9$	2
TMS320C67x	-	4286	20716	$(2N/2)\log_2 N + 23\log_2 N + 6$	2
Carmel DSP	2	2452	11624	$(2/N)\log_2 N + 5N/4 + 10\log_2 N + 4$	2
core					
Palm DSP	2	-	-	-	2
core					
Frio core	3	3176	*	-	2
StarCore	1.5	-	-	-	4
(SC140)					
Configuration					
an aspect of	2	2051	10243	$(2N/2)\log_2 N + 6$	[[6]] <u>2</u>
the present					
invention					

[0046] Although a few preferred embodiments of the present invention has have been shown and described, it will be understood appreciated by those skilled in the art that the present invention should not be limited to the described preferred changes may be made in these embodiments, but various changes and modifications can be made within the without departing

from the principles and spirit and scope of the present invention, as defined by the scope of which is defined in the appended claims and their equivalents.